Please use this identifier to cite or link to this item: http://buratest.brunel.ac.uk/handle/2438/11817
Full metadata record
DC FieldValueLanguage
dc.contributor.authorHarris, P-
dc.contributor.authorSalimian, A-
dc.contributor.authorBanerjee, I-
dc.contributor.authorRay, AK-
dc.date.accessioned2016-01-08T11:16:30Z-
dc.date.available2015-11-12-
dc.date.available2016-01-08T11:16:30Z-
dc.date.issued2015-
dc.identifier.citationIET Circuits, Devices & Systems, 9, (6): pp. 428 – 433, (2015)en_US
dc.identifier.issn1751-858X-
dc.identifier.issn1751-8598-
dc.identifier.urihttp://digital-library.theiet.org/content/journals/10.1049/iet-cds.2015.0170-
dc.identifier.urihttp://bura.brunel.ac.uk/handle/2438/11817-
dc.description.abstractThe presence of voltage controlled negative differential resistance was observed in conduction characteristics recorded at room temperature for 300 nm thick spin-coated films of graphene oxide (GO) sandwiched between indium tin oxide (ITO) substrates and top electrodes of sputtered gold (Au) film. The GO crystallites were found from the X-ray diffraction studies to have an average size in the order of 7.24 nm and to be preferentially oriented along (001) plane. Raman spectroscopy suggested that the material consisted of multilayer stacks with the defects being located at the edges with an average distance of 1.04 nm apart. UV visible spectroscopy studies suggested that the band gap of the material was 4.3 eV, corresponding to direct transitions. The two-terminal ITO/GO/Au devices exhibited memristor characteristics with scan-rate dependent hysteresis, threshold voltage and On/Off ratios. A value of >104 was obtained for On/Off ratio at a scan rate of 400 mVs−1 and 4.2 V.en_US
dc.description.sponsorshipDr Indrani Banerjee is grateful to Commonwealth Association, UK for funding the present research work under the fellowship placement scheme (grant reference INCF-2014-66)en_US
dc.language.isoenen_US
dc.publisherInstitution of Engineering and Technologyen_US
dc.titleGraphene oxide thin films for resistive memory switchesen_US
dc.typeArticleen_US
dc.identifier.doihttp://dx.doi.org/10.1049/iet-cds.2015.0170-
dc.relation.isPartOfIET Circuits, Devices & Systems-
pubs.publication-statusPublished-
pubs.publication-statusPublished-
Appears in Collections:Materials Engineering

Files in This Item:
File Description SizeFormat 
Fulltext.pdf440.09 kBAdobe PDFView/Open


Items in BURA are protected by copyright, with all rights reserved, unless otherwise indicated.